


EDPE 2021



Power Converter Topologies: Is there something new?


Univ.-Prof. Dr. Petar J. Grbović

Innsbruck Power Electronics Lab. (*i-PEL*)

University of Innsbruck, Institute of Mechatronics

Innsbruck, Austria

IEEE PELS Distinguished Lecturer



i-PEL
Innsbruck Power Electronics Lab.



Univ.-Prof. Dr. Petar J. Grbović

- Dipl. Ing. (B. Sc.) and the Magister (M.Sc.) The University of Belgrade, Serbia
- The Doctor (Ph.D), Laboratoire 'Électrotechnique et d'Électronique de Puissance de Lille, l'Ecole Centrale de Lille, France

>20 years R/D & Academic Experience

- RDA Co, Belgrade, Serbia
- CESET, Italy
- PDL Electronics, Ltd., Napier, New Zealand.
- Schneider Toshiba Inverter Europe, Pacy-Sur-Eure, France,
- General Electric Global Research, Munich, Germany.
- HUAWEI Technologies, Düsseldorf GmbH, Munich, Germany,
- Centre of Power Electronics and Drives, C-PED Lab., Roma TRE University, Italy.
- Innsbruck Power Electronics Laboratory (*i-PEL*), the University of Innsbruck, Austria.



What is a Power Converter?

Power Converter is a device that converts one electric quantity into another

- **BUT, without (significant) losses**


Main 5 Ingredients


- 1) Set of Switches (Power semiconductor)
- 2) Passive LC Filter
- 3) **Topology**
- 4) H/W Controller
- 5) S/W & Control







3) Topology?

- **Is there a magic topology that will solve all our issues?**
- **Is there something new?**
- **Will something new come soon?**










E. Alexanderson, “**History and development of the electronic power converter**”, Trans. of the American Institute of Electrical Engineers (**Volume: 63 , Issue: 9 , Sept. 1944**)

Modular Multilevel Converter is somehow new (already 15 years old)





We need to explore existing topologies and use them in different way



- a) Partial Power Processing Converters
- b) Current Source Converters
- c) Multi-Cell & Multi-Level Converters, and
- d) Quantum Mode Resonant Converters

We need to explore existing topologies and use them in different way

- a) **Partial Power Processing Converters**
- b) Current Source Converters
- c) Multi-Cell & Multi-Level Converters, and
- d) Quantum Mode Resonant Converters



Partial Power Rated Converters

*-Process a Fraction of Power instead of
processing Full Power-*



Full Power Rated Converter

- The converter is handling full voltage and full current
- The output (can be) controlled in the range 0-to-100%
- Active devices apparent power rating
- LC Filter apparent power rating



$$U_{in} = 54 \text{ [V]}$$

$$U_{led} = U_n \pm 10\% = 44 \sim 52 \text{ [V]}$$

$$U_{sw} = k_u U_{in} = 75 \text{ [V]}$$

$$I_{sw} = k_i I_{led}$$

$$L \sim U_{in}$$



$$U_{in} = 750 \text{ [V]}$$

$$U_{bat} = U_{bat(n)} \pm 15\% \text{ [V]}$$

$$U_{sw} = k_u U_{in} = 1200 \text{ [V]}$$

$$I_{sw} = k_i I_{bat}$$

$$L \sim U_{in}$$



$$U_{out} = 850 \text{ [V]}$$

$$U_{pv} = 500 \sim 850 \text{ [V]}$$

$$U_{sw} = k_u U_{in} = 1200 \text{ [V]}$$

$$I_{sw} = k_i I_{pv}$$

$$L \sim U_{in}$$



$$U_{in} = 12 \text{ [V]}$$

$$U_{\mu pc} = 1 \text{ [V]}$$

$$U_{sw} = k_u U_{in} = 30 \text{ [V]}$$

$$I_{sw} = k_i I_{\mu pc}$$

$$L \sim U_{in}$$




Full Power Rated Converter

- The converter is handling full voltage and full current
- The output (can be) controlled in the range 0-to-100%
- Active devices apparent power rating
- LC Filter apparent power rating


Partial Power Rated Converter

- The converter is handling a fraction of voltage or current
- The output (can be) controlled in narrow range
- Active devices apparent power rating
- LC Filter apparent power rating




Partial Power Rated Converter

- The converter is handling a fraction of voltage or current
- **The output (can be) controlled in narrow range**
- **Active devices apparent power rating**
- **LC Filter apparent power rating**



$$\begin{aligned}
 U_{in} &= 750 \text{ [V]} \\
 U_{bat} &= U_{bat(n)} \pm 15\% \text{ [V]} \\
 U_{in1} &= U_{in2} = 375 \text{ [V]} \\
 U_{sw} &= k_u U_{in1} = 650 \text{ [V]} \\
 I_{sw} &= k_i I_{bat} \\
 L &\sim U_{in1}
 \end{aligned}$$



$$U_{in} = 54 \text{ [V]}$$


$$U_{led} = U_n \pm 10[\%] = 44 \sim 52 \text{ [V]}$$

$$U_{in1} = U_{in2} = 26 \text{ [V]}$$

$$U_{sw} = k_u U_{in1} = 40 \text{ [V]}$$

$$I_{sw} = k_i I_{led}$$

$$L \sim U_{in1}$$



$$U_{in} = 750 \text{ [V]}$$


$$U_{bat} = U_{bat(n)} \pm 15\% \text{ [V]}$$

$$U_{in1} = U_{in2} = 375 \text{ [V]}$$

$$U_{sw} = k_u U_{in1} = 650 \text{ [V]}$$

$$I_{sw} = k_i I_{bat}$$

$$L \sim U_{in1}$$



$$U_{out} = 850 \text{ [V]}$$


$$U_{pv} = 500 \sim 850 \text{ [V]}$$

$$U_{in1} = U_{in2} = 425 \text{ [V]}$$

$$U_{sw} = k_u U_{in1} = 650 \text{ [V]}$$

$$I_{sw} = k_i I_{pv}$$

$$L \sim U_{in1}$$



$$U_{in} = 12 \text{ [V]}$$





$$U_{\mu pc} = 1 \text{ [V]}$$

$$U_{in1} = U_{in2} = 6 \text{ [V]}$$

$$U_{sw} = k_u U_{in1} = 20 \text{ [V]}$$


$$I_{sw} = k_i I_{\mu pc}$$

$$L \sim U_{in1}$$



Why PPRC is (should be) better than the FPRC?

Boost Type 1 PPRC



- The BSC DC Bus Voltage is a fraction of the total DC Bus voltage $U_1 = U_{out}k_1 = U_{sw}$
- a) Switch and diode voltage rating is reduced
 - i. Reduced on-state resistance

$$R_{ds} \sim U_{sw}^{2,5}$$
 - ii. Better switching
 - Different switch technology
 - IGBT → MOSFET
 - SiC → GaN...
- b) The inductor flux is reduced
 - i. Smaller and more efficient Inductor(s)
- c) Input filter Capacitor voltage reduced
 - i. Smaller capacitor


The following has been assumed:

a) The Output (Input) is split voltage source

- $U_1 = k_1 U_{out}$
- $U_2 = (1 - k_1) U_{out}$


b) The voltages ratio is constant regardless on the input/output current variation

- In some specific applications the input (output) source (load) is (could be) split voltage source
 - PV string
 - Battery string..



The following has been assumed:

- a) The Output (Input) is split voltage source
 - $U_1 = k_1 U_{out}$
 - $U_2 = (1 - k_1) U_{out}$
- b) The voltages ratio is constant regardless on the input/output current variation
 - **However, in most of applications that is not case**
 - Single voltage source or passive load that must be split into two voltage sources..
 - The DC BUS capacitor is split into two series connected capacitors
 - **Similar to Three-Level NPC and T type converters!**





- The DC BUS split into two cells
 - $C_{B1}, C_{B2} \rightarrow U_1, U_2$



No Meal for Free!

- The PPRC injects an average current i_0 into the dc bus caps. mid point!
- The caps. average current must be zero...**Steady State...!**
- The current i_0 must be canceled by i_b current!

$$i_0 = i_b = I_{in} \frac{U_{out} - U_{in}}{k_1 U_{out}} \quad \& \quad U_1 = k_1 U_{out}$$





TOP INPUT - OUTPUT



Voltage Balancing Device (VBD)

- Two Terminal Device (INPUT & OUTPUT)
- Uni-Directional or Bi-Directional
- Isolated or Non-Isolated



BOTTOM INPUT - OUTPUT



Voltage Balancing Device (VBD)



- Two Terminal Device (INPUT & OUTPUT)
- Uni-Directional or Bi-Directional
- Isolated or Non-Isolated

TOP INPUT - BOTTOM OUTPUT



Voltage Balancing Device (VBD)

- Two Terminal Device (INPUT & OUTPUT)
- Uni-Directional or Bi-Directional
- Isolated or Non-Isolated



VBD is an ordinary 2L hard-switched converter

a) Easy control


- $U_1 = (1 - d)U_{out}$ & $d = 1 - k_1$

b) Large Inductor L_R



- The worst case condition $d \sim 0,5$

c) Full voltage rated switches & diodes

d) Switching losses




TOP INPUT - BOTTOM OUTPUT



1. Petar J. Grbović, Philippe Delarue and Philippe Le Moigne, "A novel three-phase diode boost rectifier using hybrid half-DC-BUS-voltage rated boost converter," *IEEE Trans. Industrial Electronics*, Vol. 58, No. 4 pp. 1316-1329, April 2011.
2. Miroslav Vasić, Diego Serrano, Pedro Alou, Jesus A. Oliver, **Petar J. Grbović** and Jose A. Cobos, "Comparative Analysis of Two Compact and Highly Efficient Resonant Switched Capacitor Converters", Applied Power electronics Conference, APEC 2018, San Antonio, Texas, USA, March 4th to 8th, 2018.

Series Resonant Voltage Balancing Device (SR-VBD)


- Two switching cells (1,2 & 3,4) connected across bottom and top dc bus capacitors
- A resonant tank (L_R C_R) connected between cells
- The cells duty cycle $d \cong 0,5$
- Switches & diodes voltage rating is half of the output voltage
- Zero current switching
- No large inductors required
- More devices and gate drivers
- Resonant capacitor current stress



- Petar J. Grbović, Philippe Delarue and Philippe Le Moigne, "A novel three-phase diode boost rectifier using hybrid half-DC-BUS-voltage rated boost converter," *IEEE Trans. Industrial Electronics*, Vol. 58, No. 4 pp. 1316-1329, April 2011.
- Miroslav Vasić, Diego Serrano, Pedro Alou, Jesus A. Oliver, Petar J. Grbović and Jose A. Cobos, "Comparative Analysis of Two Compact and Highly Efficient Resonant Switched Capacitor Converters", Applied Power electronics Conference, APEC 2018, San Antonio, Texas, USA, March 4th to 8th, 2018.


- **Voltage Balancing is a MUST and it is additional burden in most of the applications**

- **Voltage Balancing is a MUST** and it is additional burden in most of the applications
- In some specific applications, the voltage balancing device can be an intrinsic feature of the converter




- Input Series Output Parallel (ISOP) ISO Converters
- One Cell can be used as a VBD
 - No additional VBD is required
 - **Power distribution is not symmetrical between all cells**

- **Voltage Balancing is a MUST** and it is additional burden in most of the applications
- In some specific applications, the voltage balancing device can be an intrinsic feature of the converter




- Input Series Output Parallel (ISOP) ISO Converters
- The same concept can be used with Input Parallel Output Series (IPOS) ISO Converters
- One Cell can be used as a VBD
 - No additional VBD is required
 - **Power distribution is not symmetrical between all cells**

- **Voltage Balancing is a MUST** and it is additional burden in most of the applications
- In some specific applications, the voltage balancing device can be an intrinsic feature of the converter




- Similar concept can be used with Single Transformer Multi-Input ISO Converters
 - No additional VBD is required
 - **Power distribution is not symmetrical between the windings!**

- **Voltage Balancing is a MUST** and it is additional burden in most of the applications
- In some specific applications, the voltage balancing device can be an intrinsic feature of the converter




- Similar concept can be used with Single Transformer Multi-Input ISO Converters
- Similar concept can be used with Single Transformer Multi-Output ISO Converters
 - No additional VBD is required
 - **Power distribution is not symmetrical between the windings!**

- **Voltage Balancing is a MUST** and it is additional burden in most of the applications
- In some specific applications, the voltage balancing device can be an intrinsic feature of the converter



- Similar concept can be used with TOP Input-BOTTOM Output ISO VBD
 - U_1 to U_2 voltage ratio is not constant
 - $U_{out} < U_{in}$ (BUCK)
 - The converter is PPRC + VBD
 - DAB
 - SRC
 - LLC
 - PS FB


- **Voltage Balancing is a MUST** and it is additional burden in most of the applications
- In some specific applications, the voltage balancing device can be an intrinsic feature of the converter



- Similar concept can be used with TOP Input-BOTTOM Output ISO VBD
 - U_1 to U_2 voltage ratio is not constant
 - $U_{out} > U_{in}$ (BOOST)
 - The converter is PPRC + VBD
 - DAB
 - SRC
 - LLC
 - PS FB


Interface DC-DC converter for grid connected Li-Ion battery energy storage system

- $U_{B(n)} = 580 [V]$
- $U_{B(min)} = 460[V]$
- $U_{B(max)} = 660V[V]$
- $U_{BUS} = 700 [V]$
- $P_{B(n)} = 30[kW]$
- $f_{sw(PPRC)} = 100 [kHz]$
- $f_{sw(SR-VBD)} \cong 50 [kHz]$
- SR-VBD
 - IGBT IKW75N65EL5
- PPRC:
 - CoolMOS IPZ60R017C7




- ❖ P. J. Grbović, “Partial Power Rated DC/DC Converters: A Way to Go Beyond the Limits”
 - **30kW**
 - **>99.5% Efficiency...>50kW/dm³ & 25kW/kg....Si Only (no WBG)!!**



Interface DC-DC converter for grid connected Li-Ion battery energy storage system



Interface DC-DC converter for grid connected Li-Ion battery energy storage system



Interface DC-DC converter for grid connected Li-Ion battery energy storage system




PPRC+SR-VBD

- $f_{sw(PPRC)} = 100$ [kHz]
- $f_{sw(SR-VBD)} \cong 50$ [kHz]
- SR-VBD (IGBT IKW75N65EL5)
- PPRC (3 x CoolMOS IPZ60R017C7)
- $L_{out} = 20[\mu H]$ $C_{out} = 25[\mu F]$ @ 450V



FPRC

- $f_{sw(FPRC)} = 15$ [kHz]
- IGBT FPRC (FP40R12KT3)
- $L_{out} = 200[\mu H]$
- $C_{out} = 180[\mu F]$ @ 900V

- Power Supply for Nano Satellite
 - Input 2 x PV Panels (20Vmax & 3Amax)
 - Storage Battery (8V 2600 mAh)
- Outputs:
 - 5V @ 4A
 - 3,3 V @ 5A



- Power Supply for Nano Satellite
- Input 2 x PV Panels (20Vmax & 3Amax)
- Storage Battery (8V 2600 mAh)
- Outputs:
 - 5V @ 4A
 - 3,3 V @ 5A




- Power Supply for Nano Satellite
- Input 2 x PV Panels (20Vmax & 3Amax)
- Storage Battery (8V 2600 mAh)
- Outputs:
 - 5V @ 4A
 - 3,3 V @ 5A

SPECIFICATION	UNIT	TARGET	PROTOTYPE	COMPARISON
Maximum power consumption	[W]	5	5,5	111 [%]
Maximum PCB weight	[g]	200	34	17 [%]
Maximum dimension (L x W x H)	[mm]	90x96x25	78x87x8,7	27 [%]
Maximum voltage ripple@ 5V, 4A	[mV]	100	18	18 [%]
Maximum current ripple@ 5V, 4A	[mA]	120	12	10 [%]
Maximum voltage ripple@ 3,3V, 5A	[mV]	66	14	21 [%]
Maximum current ripple@ 3,3V, 5A	[mA]	150	12	8 [%]

Is the PPRC a new concept?

Is the PPRC a new concept?


- In fact not very new...
 - Slip Power Recovery or Scherbius Drive



ADKINS, B. , GIBBS, W. J. Polyphase Commutator Machines. 1951

Is the PPRC a new concept?

- In fact not very new...
 - Slip Power Recovery or Scherbius Drive
 - **Double Fed Induction Machine**




We need to explore existing topologies and use them in different way

- a) Partial Power Processing Converters
- b) Current Source Converters**
- c) Multi-Cell & Multi-Level Converters
- d) Quantum Mode Resonant Converters

Current Source Converters


-Switch the current instead of voltage-

- ❑ Theory of Duality
 - ❑ Voltage \leftrightarrow Current, Inductor \leftrightarrow Capacitor, Node \leftrightarrow loop, Series \leftrightarrow parallel
- ❑ PWM Voltage Source \leftrightarrow Current Source Converter



Voltage Source Converter VSC


- ❑ Theory of Duality
 - ❑ Voltage \leftrightarrow Current, Inductor \leftrightarrow Capacitor, Node \leftrightarrow loop, Series \leftrightarrow parallel
- ❑ PWM Voltage Source \leftrightarrow Current Source Converter



Current Source Converter CSC


❑ 3 Phase PWM VSC

- ❑ 1 dc bus capacitor
- ❑ 6 big filter Inductors
- ❑ 6 Filter capacitors



❑ 3 Phase PWM CSC

- ❑ 1 dc bus Inductor
- ❑ 6 big filter Caps.




❑ Is there any difference between VSC & CSC?

- ❑ Is there any difference between VSC & CSC?
- ❑ Energy Density of Capacitors and Inductors
 - ❑ Film Caps. $W_C=40-80$ [J/kg]
 - ❑ **MLCC much better**
 - ❑ MF Inductors $W_L=0.2-1$ [J/kg]


The CSC should be better than the VSC?

Robert Pilawa-Podgurski, "High density capacitor-based power converters - application challenges and requirements"
 March 3rd, 2018PSMA/PELS Capacitor Workshop




❑ It looks like CS Converters have bright future?

- ❑ It looks like CS Converters have bright future?
 - ❑ Yes But, “No meal for free”



Grid Filter caps C_{IN} are stressed with high current pulses !!
⇒ Relatively big caps....⇒ The Grid is not very happy !!




- ❑ It looks like CS Converters have bright future?
 - ❑ Yes But, “No meal for free”
- ❑ Existing power semiconductors are perfectly matched with PWM VSCs
 - ❑ Current bi-directional Switch...MOSFETs, IGBTs+FWD....
- ❑ PWM CSCs require different switch
 - ❑ Voltage Bi-directional Switch, but high frequency
- ❑ This should be focus for future research



Reverse Blocking IGBT

- ❑ An IGBT is naturally reverse blocking device, but....
- ❑ Not required in most of applications
 - Minimized to optimize the switching performances
 - Typically 10-50V
- ❑ Matrix and current source converters requires full RB capability

- ❑ Additional p+ layer provides full RB capability
 - An “intrinsic” blocking diode
- ❑ Better conduction performances, but worst switching (turn-off)
 - Preferred solution in low frequency range <10kHz
- ❑ The same dynamic modal as an ordinary IGBT



We need to explore existing topologies and use them in different way

- a) Partial Power Processing Converters
- b) Current Source Converters
- c) **Multi-Cell** & Multi-Level Converters
- d) Quantum Mode Resonant Converters

Multi-Cell Interleaved Converters

-Split the (inductor) load current into segments-

Why we need to split the load (output) current into segments?

- I. Good topic for (university) research,
- II. Can we do something for passives (Inductors & Capacitors)?
- III. Something else?
- IV. And, is it a logical step?

High power (and/or high performances) converters


□ Paralleling of power semiconductors is a need

High power (and/or high performances) converters

❑ Paralleling of power semiconductors is a need

1. Direct Paralleling

- ❑ Easy control, but
- ❑ The current sharing is an issues..
- ❑ No additional benefits




High power (and/or high performances) converters

❑ Paralleling of power semiconductors is a need


1. Direct Paralleling

- ❑ Easy control, but
- ❑ The current sharing is an issues..
- ❑ No additional benefits




2. Paralleling with Interleaving

- ❑ More expensive, but
- ❑ Better performances (filter size/cost, losses, control...)






- ❑ Intelligent paralleling of devices
- ❑ Individual, Intelligent & Interleaved Control -IIC






Harmonics Cancellation

- ❑ The input filter cost and size
- ❑ The DC Bus Current and DC Bus capacitor stress and losses




- ❑ 99.3% efficient single phase PFC/Inverter.
 - ❑ ETH /Professor J.W. Kolar
- ❑ 97.8 % efficient double conversion 100kVA/3U UPS
 - ❑ ECCE Huawei Technologies
- ❑ All this would not be possible without Interleaving





□ In General, How does it Work?



□ k^{th} cell switching function

$$s_{(k)}(t) = d + \frac{2}{\pi} \sum_{p=1}^{\infty} \frac{1}{p} \sin(pd\pi) \cos\left(p\omega_{SW}t + \frac{2\pi}{N}(k-1)\right) \quad k = (1, 2, \dots, N)$$

□ Output voltage u_o and dc bus current i_{DC}

$$v_o(t) = \sum_{k=1}^N \frac{v_{0(k)}(t)}{N} = \frac{V_{BUS}}{N} \sum_{k=1}^N s_k(t) \quad i_{DC}(t) = \sum_{k=1}^N s_{(k)}(t) i_{0(k)}(t)$$

□ N-Cell Converter output voltage u_o

$$1 \quad u_o(t) = dV_{BUS} + V_{BUS} \frac{2}{\pi} \sum_{p=1}^{\infty} \left[\frac{1}{p} \sin(pd\pi) \sum_{k=1}^N \cos \left(p\omega_{SW}t + \frac{2\pi}{N}(k-1) \right) \right]$$



$$2a \quad \cos(\alpha + \beta) = \cos(\alpha)\cos(\beta) - \sin(\alpha)\sin(\beta)$$

$$2b \quad \sum_{k=1}^N \cos p \frac{2\pi}{N}(k-1) = \begin{cases} 1 & p = iN \\ 0 & p \neq iN \end{cases} \quad i = \{1.. \infty\}$$

$$2c \quad \sum_{k=1}^N \sin p \frac{2\pi}{N}(k-1) = 0$$

□ All harmonics up to N^{th} are canceled from the output voltage

$$3 \quad u_o(t) = dV_{BUS} + \frac{V_{BUS}}{N} \frac{2}{\pi} \sum_{i=1}^{\infty} \left[\frac{1}{i} \sin(iNd\pi) \cos(iN\omega_{SW}t) \right]$$



$$L_0 \frac{di_0}{dt} = v_0(t) - u_{C0}$$


$$\Delta i_0(t) = \frac{\Delta i_0(d)}{2} \begin{cases} -1 + N \frac{\Delta i_0(d)}{dT_{sw}} t & 0 \leq t \leq d \frac{T_{sw}}{N} \\ 1 - N \frac{\Delta i_0(d)}{(1-d)T_{sw}} \left(t - d \frac{T_{sw}}{N} \right) & d \frac{T_{sw}}{N} \leq t \leq \frac{T_{sw}}{N} \end{cases}$$

 The Inductor
Current Ripple

$$\Delta i_0(d) = \left(\frac{V_{BUS}}{4f_{sw}L_0} \right) \frac{4}{N^2} \left[(Nd - \text{floor}(Nd)) - (Nd - \text{floor}(Nd))^2 \right] = \left(\frac{V_{BUS}}{4f_{sw}L_0} \right) K_{\Delta i}(d)$$


□ The Inductor Current Ripple.....

$$\Delta i_o(d) = \left(\frac{V_{BUS}}{4f_{SW}L_0} \right) \frac{4}{N^2} \left[(Nd - \text{floor}(Nd)) - (Nd - \text{floor}(Nd))^2 \right] = \left(\frac{V_{BUS}}{4f_{SW}L_0} \right) K_{\Delta i}(d)$$




□ The Inductor Current Ripple.....

$$\Delta i_0(d) = \left(\frac{V_{BUS}}{4f_{SW}L_0} \right) \frac{4}{N^2} \left[(Nd - \text{floor}(Nd)) - (Nd - \text{floor}(Nd))^2 \right] = \left(\frac{V_{BUS}}{4f_{SW}L_0} \right) K_{\Delta i}(d)$$




DC Bus Current i_{DC}

- Capacitor stress
- Losses
- Voltage Ripple
- The Cap. Size/cost**





$$i_{DC}(t) = \sum_{k=1}^N s_{(k)}(t) i_{OUT(k)}(t)$$



$$\begin{aligned}
 i_{(DC)}(t) = & \sum_{k=1}^N d_{(k)} I_{0(k)} + \sum_{k=1}^N I_{0(k)} \frac{2}{\pi} \sum_{p=1}^{\infty} \frac{1}{p} \sin(pd\pi) \cos\left(p\omega_{SW}t + \frac{2\pi}{N}(k-1)\right) + \sum_{k=1}^N d_{(k)} \Delta i_{0(k)}(t) \\
 & + \underbrace{\sum_{k=1}^N \Delta i_{0(k)}(t) \frac{2}{\pi} \sum_{p=1}^{\infty} \frac{1}{p} \sin(pd\pi) \cos\left(p\omega_{SW}t + \frac{2\pi}{N}(k-1)\right)}_{\cong 0}
 \end{aligned}$$

DC Bus Current i_{DC}

- Capacitor stress
- Losses
- Voltage Ripple
- The Cap. Size/cost**



$$i_{DC}(t) = \sum_{k=1}^N s_{(k)}(t) i_{OUT(k)}(t)$$



$$d_{(1)} = \dots = d_{(N)} = d \ \& \ I_{0(1)} = \dots = I_{0(N)} = \frac{I_0}{N}$$

$$\Delta i_{0(1)}(t) = \Delta i_{0(2)} = \dots = \Delta i_{0(N)}(t) = \frac{\Delta i_0(t)}{N}$$

$$\begin{aligned}
 i_{(DC)}(t) &\cong dI_0 + I_0 \frac{2}{\pi} \sum_{p=1}^{\infty} \left[\frac{1}{p} \sin(pd\pi) \sum_{k=1}^N \cos\left(p\omega_{SW}t + \frac{2\pi}{N}(k-1) \right) \right] + d\Delta i_0(t) \\
 &= dI_0 + \underbrace{\frac{I_0}{N} \frac{2}{\pi} \sum_{i=1}^{\infty} \left[\frac{1}{i} \sin(iNd\pi) \cos(iN\omega_{SW}t) \right]}_{i_{CBUS}(t)} + d\Delta i_0(t)
 \end{aligned}$$

DC Bus Current i_{DC}

- Capacitor stress
- Losses
- Voltage Ripple
- **The Cap. Size/cost**





RMS Current

$$I_{CBUS(RMS)} = \sqrt{\frac{1}{T} \int_0^T i_1^2(t) dt + \frac{1}{T} \int_0^T i_2^2(t) dt + \underbrace{\frac{1}{T} \int_0^T i_1 i_2(t) dt}_{=0}} = \sqrt{\left(\frac{I_0}{N} \frac{\sqrt{2}}{\pi}\right)^2 \sum_{i=1}^{\infty} \frac{1}{i^2} \sin^2(iNd\pi) + d^2 \Delta i_{0(RMS)}^2}$$

Petar J. Grbović, "Closed Form Analysis of N-Cell Interleaved Two-Level DC-DC Converters: The DC Bus Capacitor Current Stress Analysis," ECCE Asia 2013, Down Under, IEEE Energy Conversion Congress and Exposition, Melbourne, Australia, 3-6 June, 2013.


RMS Current

$$I_{CBUS(RMS)} = \frac{P_{C0}}{V_{BUS}} \sqrt{\left[\frac{(Nm - \text{floor}(Nm)) - (Nm - \text{floor}(Nm))^2}{(Nm)^2} \right] + \left(\frac{V_{BUS}}{P_{C0}} \Delta i_{0(\max)} m \frac{2}{\sqrt{3}} \right)^2 \left[(Nm - \text{floor}(Nm)) - (Nm - \text{floor}(Nm))^2 \right]^2}$$




RMS Current

$$I_{CBUS(RMS)} = \frac{P_{C0}}{V_{BUS}} \sqrt{\left[\frac{(Nm - \text{floor}(Nm)) - (Nm - \text{floor}(Nm))^2}{(Nm)^2} \right] + \left(\frac{V_{BUS}}{P_{C0}} \Delta i_{0(\max)} m \frac{2}{\sqrt{3}} \right)^2 \left[(Nm - \text{floor}(Nm)) - (Nm - \text{floor}(Nm))^2 \right]^2}$$






MLCC






Go back to CSC

- **Input Capacitor & Current Stress!!**
- **N-Cell Interleaved CSC**
 - **Small Grid Side Filter Capacitor...**
 - **Small DC Bus Inductors**




Go back to CSC

- **Input Capacitor & Current Stress!!**
- **N-Cell Interleaved CSC**
 - **Small Grid Side Filter Capacitor...**
 - **Small DC Bus Inductors**



Interleaving Filter cost/size reduction



What ELSE?

Interleaving Filter cost/size reduction



What ELSE?

- I. Reduced equivalent stray inductance of the switching cell, or
 - II. Reduced equivalent switching speed of a device
 - ⇒ Higher switching speed is possible
 - ⇒ Better utilization of WBG Devices
- Particularly case in low voltage high current applications
- Even today with Si MOSFETs
 - In near future much more with WBG, particularly GaN

Multi-Cell Converters

-Synergy with new Power Semiconductors-

A Basic switching Cell



An Equivalent Model

The Switch Voltage Rating

A. Steady state

1. Dc bus voltage,

B. Transient Over-voltage

2. Total Commutation inductance,

3. Commutation di/dt ,

4. Number of Cells N

5. Forward recover voltage,

6. Effect of resonance

$$V_{DS} = V_{BUS} + \underbrace{k_R \frac{L_\zeta}{N} \frac{di_D}{dt}}_{\text{TRANSIENT}} + V_{FR}$$

The Switch Total Voltage



$$V_{DS} = V_{BUS} + \underbrace{k_R \frac{L_\zeta}{N} \frac{di_D}{dt} + V_{FR}}_{\text{TRANSIENT}}$$

Equivalent commutation inductance is reduced with number of cells N

- ❖ Only way to go beyond the limit of Si
- ❖ and ...use full benefit of WBG...


$$\frac{V_{DS}}{V_{BUS}} = 1 + \left[\underbrace{k_R \frac{L_\zeta}{N} \frac{di_D}{dt} + V_{FR}}_{\text{TRANSIENT}} \right] \frac{1}{V_{BUS}}$$

The Switch Relative (Normalized) Voltage



Total Power of all Semiconductors Switch

$$\sum_1^{N_{SW}} S_{(j)} = SN_{SW} = 2 \left(V_{BUS} + k_R L_\zeta \frac{1}{N} \frac{di_D}{dt} + V_{FR} \right) I_0$$




1. Conduction Losses

$$P_{CON} = \frac{I_0^2}{N} R_{DS(N)}$$

2. The Switch Commutation Losses

- i. Voltage/Current overleaping
- ii. Parasitic Inductance Energy
- iii. Parasitic Capacitance Energy




$$P_{SW} \cong \left\{ \underbrace{V_{BUS} I_0 \frac{(t_{iF} + t_{vR} + t_{iR} + t_{vF})}{2}}_i + \underbrace{\frac{1}{2} L_{\zeta} \frac{I_0^2}{N}}_{ii} + \underbrace{N \frac{1}{2} V_{BUS}^2 C_{OSS}}_{iii} \right\} f_{SW}$$

3. The FWD Commutation Losses

$$P_D \cong \left\{ V_{BUS} I_0 \frac{E_Q}{U_N I_N} \right\} f_{SW}$$

- $f_{SW} = \text{Constant}$
- $\Delta i_0 = \text{Constant}$
- Size (Cost) of the Filter
 $\Downarrow \Downarrow$



MOSFET losses versus number of levels N .

- The dc bus voltage $V_{BUS}=48V$,
- The load current $I_0=100A$,
- The switching frequency is constant $f_{SW}=100kHz$.


$$L_0 = \frac{V_{BUS}}{f_{SW} N 4 \Delta i_{0 \max}}$$

WBG Devices

Simplified linear model

$$\frac{di_D}{dt} = \frac{\frac{I_0}{g_m} + V_{GS(TH)} + |V_{EE}|}{\frac{R_G C_{ISS}}{g_m} + \frac{L_S}{N}} = k_0 + k_1 I_0 + k_2 |V_{EE}|$$

- ❑ $V_{GS(TH)}=1-2V$
- ❑ T0247 or T0220 Package




- ❑ $di/dt < 0.5kA/\mu s \Rightarrow t_f > 400ns @ 200A$

- ❑ Even TO 252 and similar package makes no big difference

What is The Solution

- I. Reduce the Inductance L_s
 - **Lead-less package is MUST**
- II. Reduced current per a chip
 - **Interleaving**
- III. Negative gate-source voltage V_{EE}



We need to explore existing topologies and use them in different way

- a) Partial Power Processing Converters
- b) Current Source Converters
- c) Multi-Cell & **Multi-Level Converters**
- d) Quantum Mode Resonant Converters

Multi-level Converters


-Split the input (capacitor) voltage into segments-

Why we need to split the input (dc bus) voltage into segments?

- I. Good topic for (university) research,
- II. Can we do something for passives (Inductors & Capacitors)?
- III. Something else?
- IV. And, is it a logical step?


We need an Inductor-free converter...

- ❑ No additional inductors or just very small one..parasitic stray inductance...




- ❑ An Inductor-free converter...no additional inductors or just very small one..parasitic stray inductance...
- ❑ The Inductance is proportional to flux
 - ❑ And the flux is volt-second on the inductor
- A. Increase switching frequency f_{SW} ,
 - ❑ Nice, but not for free...switching loss
- B. Reduce voltage step Δv_0 ,
 - ❑ Also nice, but how?
- C. Or, can we play on k_{op} ?
 - ❑ It looks possible, but how?

$$L \approx \psi = \Delta v_{L0} \Delta T \approx \frac{\Delta v_0}{f_{SW}} k_{op}$$




- ❑ Instead of full dc bus voltage v_{BUS} on the filter
- ❑ We may apply the voltage in small steps
 - ❑ Multi-level power converters




$$L \approx \psi = \Delta v_{L0} \Delta T \approx \frac{\Delta v_0}{f_{SW}} k_{op}$$

$$\Delta i_0 = \frac{V_{BUS}}{f_{SW} L_0 (N-1)} (d^2 - d)$$








$$\Delta i_0 = \frac{V_{BUS}}{f_{SW} L_0 (N-1)} \left[\left((N-1)m - \text{floor}((N-1)m) \right) - \left((N-1)m - \text{floor}((N-1)m) \right)^2 \right]$$



Current ripple overall range of modulation index m






- ❑ Multi-level power converters are state of the art in high voltage high power applications
 - ❑ Not yet case in low voltage low power application
- ❑ What device ? Bipolar (IGBT) or Unipolar (MOSFET)?
- ❑ Low voltage Unipolar devices are preferred
 - ❑ CoolMOS, OptiMOS
- ❑ **But, what topology?**
- ❑ **How to control such a complex converter?**













P. J. Grbović, F. Crescimbin, A. Lidozzi and L. Solero, "5-Level Unidirectional T-Rectifier for High Speed Gen-Set Applications," ECCE America 2014, Pittsburg, USA, 14-18 September, 2014.



Multi-level Filter cost/size reduction




What ELSE?

❑ What about the load voltage and the load stress?


C_P -The load parasitic capacitance

$$i_{CP} = C_P \frac{du_{LOAD}}{dt}$$



- ❑ Just an indication,
- ❑ Much more complex in the reality,
- I. **$dE/dt \approx dv/dt$ is critical for the load insulation**
 - ❑ dv/dt should be $<10kV/\mu s$
- II. **Voltage reflection**
- III. **The machine shaft parasitic current**





- ❑ In general, electrical machines do not like **high dv/dt** stress
- ❑ **BUT, what we are doing is completely opposite!!**
- ❑ A new WBG (SiC MOSFET) switch **10kV&120A @ 100-200ns**
- ❑ **30-100kV/ μ s**




Can we use an active gate driver and slowdown the switching?



- ❑ Can we use an active gate driver and slowdown the switching?
- ❑ **Yes, but it does not make sense!!**



- ❑ Can we use an active gate driver and slowdown the switching?
- ❑ **Yes, but it does not make sense!!**
- ❑ **We Must split the dc bus voltage into segments and apply segment by segment on the load**
- ❑ **Multi-level switching not 2-level switching**



What about low-voltage high-current conversion?

1) Switch(s) Voltage Rating

- Select proper devices with proper voltage rating



2) Switch(s) (Total) Power Rating

- What is total power of Semiconductors?
- Is it optimal or not?
- $N=x$ or $N=y$, which one is better

3) Conversion Losses

- Optimization: efficiency, size and cost?
- $N=x$ or $N=y$, which one is better

A Basic switching Cell



Small Signal Model

The Switch Voltage Rating

A. Steady state



1. Dc bus voltage,
2. Number of Levels

B. Transient Over-voltage

3. Total Commutation inductance,
4. Commutation di/dt,
5. Forward recover voltage,
6. Effect of resonance

$$V_{DS} = \frac{V_{BUS}}{(N-1)} + \underbrace{k_R L_\zeta \frac{di_D}{dt} + V_{FR}}_{\text{TRANSIENT}}$$

The Switch Total Voltage



Experimental waveforms of drain source turn-off voltage v_{DS}

- The cell dc bus voltage $V_{BUS1} = 24V$ (left) and $V_{BUS1} = 48V$ (right).
- OptiMOS PB019N08
- Load current $I_0 = 150A$
- Gate resistance $R_G = 1\Omega$,
- Gate driver off state voltage $V_{EE} = -5V$


	V_{DS} [V]	R_{DS} [m Ω]	G_m [S]	t_F [ns]	t_R [ns]	C_{ISS} [nF]	C_{OSS} [nF]
Maximum Drain Current $I_D=180A$		Source Inductance $L_S=5nH$			Forward Recovery Voltage $V_{FR}=5V$		
IPB009N03	30	0.95	370	26	22	20	6
IPB011N04	40	1.1	370	25	21	22	4.1
IPB016N06	60	1.6	245	35	38	21	3.3
IPB019N08	80	1.9	206	28	33	11	2.9
IPB025N10	100	2.5	200	34	28	11	2
IPB036N12	120	3.6	195	25	21	10.5	1.3

Switch peak voltage and the switch rating versus number of levels N .

- $V_{BUS}=48V$
- $I_0=100A$

$N>6$, the voltage rating constant!

- Defined by the over-voltage not the number of levels N




	V_{DS} [V]	R_{DS} [mΩ]	G_m [S]	t_F [ns]	t_R [ns]	C_{ISS} [nF]	C_{OSS} [nF]
Maximum Drain Current $I_D=180A$		Source Inductance $L_S=5nH$			Forward Recovery Voltage $V_{FR}=5V$		
IPB009N03	30	0.95	370	26	22	20	6
IPB011N04	40	1.1	370	25	21	22	4.1
IPB016N06	60	1.6	245	35	38	21	3.3
IPB019N08	80	1.9	206	28	33	11	2.9
IPB025N10	100	2.5	200	34	28	11	2
IPB036N12	120	3.6	195	25	21	10.5	1.3

The Switch normalized peak voltage = $f(N)$.


$$\frac{V_{DS}}{V_{BUS}} = 1 + \left[\underbrace{k_R L_\zeta \frac{di_D}{dt} + V_{FR}}_{TRANSIENT} \right] \frac{(N-1)}{V_{BUS}}$$

- $V_{BUS}=48V$
- $I_0=100A$



Total Power of all Semiconductors Switch

$$\sum_1^{N_{SW}} S_{(j)} = SN_{SW} = 2(N-1) \left(\frac{V_{BUS}}{(N-1)} + k_R L_\zeta \frac{di_D}{dt} + V_{FR} \right) I_0$$



- $I_0=100A$
- $V_{BUS}=48V$



Is this correct?

Not completely, but it gives an indication....

1. Conduction Losses

$$P_{CON} = (N - 1)I_0^2 R_{DS(N)}$$

- Depend on number of Levels N
- $R_{DS} = \text{Function}$ (The blocking voltage)





Low voltage MOSFET resistance R_{DS} versus rated voltage.

- Infineon OptiMOS family

1. Conduction Losses

$$P_{CON} = (N - 1)I_0^2 R_{DS(N)}$$

- Depend on number of Levels N
 - R_{DS} = *Function* (The blocking voltage)
 - The blocking voltage = *Function* (N)



Low voltage MOSFET resistance R_{DS} versus number of levels N .


- Infineon OptiMOS family,
- $V_{BUS}=48V$

1. Conduction Losses

$$P_{CON} = (N - 1)I_0^2 R_{DS(N)}$$

2. The Switch Commutation Losses

- i. Voltage/Current overleaping
- ii. Parasitic Inductance
- iii. Parasitic Capacitance



$$P_{SW} \cong \left\{ \underbrace{\frac{V_{BUS}}{(N-1)} I_0 \frac{(t_{iF} + t_{vR} + t_{iR} + t_{vF})}{2}}_i + \underbrace{\frac{1}{2} L_{\zeta} I_0^2}_{ii} + \underbrace{\frac{1}{2} \left[\frac{V_{BUS}}{(N-1)} \right]^2 C_{OSS}}_{iii} \right\} f_{SW}$$


3. The FWD Commutation Losses

$$P_D \cong \left\{ \frac{V_{BUS}}{(N-1)} I_0 \frac{E_Q}{U_N I_N} \right\} f_{SW}$$

Machine (HS-PMSG)

- $L_0 = \text{Constant}$
- f_{SW} can be scaled (reduced) to constant current ripple Δi_0

$$f_{SW} = \frac{V_{BUS}}{L_0 (N-1) 4 \Delta i_{0max}}$$



MOSFET losses versus number of levels N .

- $V_{BUS} = 48V$,
- $I_0 = 150A$,
- The switching frequency is scaled to constant current ripple $\Delta i_0 = 20A$.



We need to explore existing topologies and use them in different way

- a) Partial Power Processing Converters
- b) Current Source Converters
- c) Multi-Cell & Multi-Level Converters**
- d) Quantum Mode Resonant Converters

Multi-Cell & Multi-Level



-ISOP, IPOS,....-

- **High Voltage Side-Series connected converters**
- **Low Voltage Side-Parallel connected converters**




This is only way to go beyond limit of Si devices...

❑ ISOP based Ultra efficient and compact Telecom power supply




M. Kasper, J. W. Kolar and G. Deboy, “98.5% / 1.5kW/dm³ Multi-Cell Telecom Rectifier Module (230VAC/48VDC) –Breaking the Pareto Limit of Conventional Converter Approaches” ECPE Workshop “Advanced Multi-cell / Multi-level Power Converters”, 1-2 July, 2014, Toulouse, France

Low Cost Auxiliary power supply based on ISOP Concept





P. J. Grbović, “Input Serial Output Parallel (ISOP) Connected High Voltage Power Supplies Based on Simple Master/Slave Control Technique”, *IEEE Trans. Power Electronics*, Vol. 24, No. 2, pp. 316-328, February 2009



ISOP DC-DC Converter for Aerospace Applications

Alessandro Lidozzi, **Petar J. Grbović**, Luca Solero, Marco Di Benedetto and Stefano Bifaretti, "ISOP DC-DC Converters Equipped 5-Level Unidirectional T-Rectifier for Aerospace Applications" ECCE America 2015, Montreal, Canada, 20-24 September, 2015.



❖ P. J. Grbović, M. Di Benedetto, L. Solero, F. Crescimbinì and A. Lidozzi, "5-Level E-Type Back to Back Power Converters: A New Solution for Extreme Efficiency and Power Density"

- **98.5% Double Conversion Efficiency**
- **5.3kW/dm³**
- **5kVA/kg**
- **Si Devices Only (no WBG)**

**At the End, Multi-Level...Multi-
Cell...ISOP...**

**Is it easy and good as it looks
like??**

Multi-Cell & Multi-level Conversion will solve all our issues....**or may be not**....

- 120V OptiMOS for 3 phase 400V system
 - Very low losses
 - Very popular and low cost device

How many devices we need per a system?

I. 2x10=20 per phase and cell

II. 2 cells & 3 phases
converter






120 devices per a

III. Back to back Config.
system




240 Devices per a




I. PULSE WIDTH MODULATOR

- Device=1 PWM
- 1 Converter =120 PWMs
- Traditionally *DSC TMS 335/337*
 - Max 24 PWMs
- DSC is not an Option




I. PULSE WIDTH MODULATOR

- Device=1 PWM
- 1 Converter =120 PWMs
- Traditionally *DSC TMS 335/337*
 - Max 24 PWMs
- DSC is not an Option
- Only Option is an FPGA or a CPLD



II. INTERFACE: CONTROL ↔ POWER

- **FPGA does not like direct connection to power device**




II. INTERFACE: CONTROL ↔ POWER

▪ A Link between is a MUST

a) Iso.. Gate Driver,

b) Iso.. Power Supply

Today it is state of the art??




II. INTERFACE: CONTROL ↔ POWER

▪ A Link between is a MUST

a) Iso.. Gate Driver,

b) Iso.. Power Supply

Today it is state of the art??




1 Device

1 GD+PS

\$\$\$\$



>20% of total BOM cost





Separated Gate Driver Circuit & Power Supply


Toady



Integrated Gate Driver Circuit & Power Supply

Tomorrow





Integrated Gate Driver Circuit & Power Supply

- **Transfer power and signal using same transmission device**
 - **>20MHz carrier**
 - **Up to 100mW power**
 - **Very challenging, requires very advanced manufacturing capability**

- **There is no a magic topology that will solve all our problems!**
- **There are no new topologies, all we use today and will use tomorrow is well known since long, long time ago!**
- **We need to explore existing topologies and use them in different way:**
 - a) **Partial Power Processing Converters**
 - b) **Current Source Converters**
 - c) **Multi-Level & Multi-Cell Topologies**
 - d) **Quantum Mode Resonant Converters**

Thank you for your time

In case of any question, please contact me

Univ. Prof. Dr. Petar J. Grbović

petar.grbovic@uibk.ac.at

www.uibk.ac.at/mechatronik/i-pel/

